Job Update: Engineering Graduate Vacancy at Intel

Intel is hiring eligible and interested applicants for the post of Altera- IP Design Verification Lead at their location Bangalore, India location.

Job Update: Engineering Graduate Vacancy at Intel

Neha Sharma | Oct 25, 2024 |

Job Update: Engineering Graduate Vacancy at Intel

Job Update: Engineering Graduate Vacancy at Intel

Overview:

Intel is hiring eligible and interested applicants for the post of Altera- IP Design Verification Lead at their location Bangalore, India location.

To complete details for this job are as follows.

Roles and Responsibilities:

  • Performs functional verification of IP logic to ensure design will meet specification requirements.
  • Develops IP verification plans, test benches, and the verification environment to ensure coverage to confirm to microarchitecture specifications.
  • Executes verification plans and defines and runs system simulation models to verify the design.
  • Replicates, root causes, and debugs issues in the presilicon environment.
  • Finds and implements corrective measures to resolve failing tests.
  • Collaborates with architects, RTL developers, and hardware verification teams to improve verification of complex architectural and microarchitectural features.
  • Maintains and improves existing functional verification infrastructure and methodology.
  • Participates in the definition of verification infrastructure and related TFMs needed for functional design verification.
  • Builds/Leads a team of verification engineers to independently drive and deliver verification of one or more IPs.
  • Note: In Q4 2023, Intel announced PSG will be reported as a separate business unit beginning on January 1, 2024 with ongoing support from Intel. This position is associated to that standalone business strategy and is expected to fully transition to a standalone company at some time in the future.

Qualifications:

Minimum Qualifications:

  • Bachelor’s in engineering with at least 15 years of experience in front-end verification.
  • DV lead for MCDMA IP
  • Must have Design Verification candidates with UVM expertise
  • Concentration on VLSI or IC design
  • Prior Exp in IP Verification
  • Lead exp required
  • MCDMA/ DMA IP knowledge will be an added advantage
  • Verification in the FPGA domain will be an added advantage

Disclaimer: The Recruitment Information provided above is for informational purposes only. The above Recruitment Information has been taken from the official site of the Organisation. We do not provide any Recruitment guarantee. Recruitment is to be done as per the official recruitment process of the company or organization posted the recruitment Vacancy. We don’t charge any fee for providing this Job Information. Neither the Author nor Studycafe and its Affiliates accepts any liabilities for any loss or damage of any kind arising out of any information in this article nor for any actions taken in reliance thereon.

StudyCafe Membership

Join StudyCafe Membership. For More details about Membership Click Join Membership Button
Join Membership

In case of any Doubt regarding Membership you can mail us at [email protected]

Join Studycafe's WhatsApp Group or Telegram Channel for Latest Updates on Government Job, Sarkari Naukri, Private Jobs, Income Tax, GST, Companies Act, Judgements and CA, CS, ICWA, and MUCH MORE!"




Author Bio
My Recent Articles
Product Compliance Leader Vacancy at Ikea Graduates, Postgraduates, MBA Vacancy at Ebay Job Update: Engineering Graduate Vacancy at Intel Job Update: Graduate Vacancy at Dupont Target Hiring Graduates: Check Post and More DetailsView All Posts